MDG-HDL is the hardware description language accepted by the Multiway Decision Graphs (MDGs) package. Linear Temporal Logic (LTL) is a widely usedformal language for specibing design properties. To develop an LTL model checking algorithm on MDGs, wefirst need to translate the LTL specification into an automaton described in MDG-HDL. In this papel; we present and compare hvo methodsfor translating LTL specifications to MDG-HDL using two existing tools Wring and LTL2AUZ Experimental results based on a set ofbenchmark LTL formulas show that the Wring based approach is better than the LTL2AUT implementation with respect to the size of the generated automata but is worse in terms of CPU time used.
INTRODUCTION
Multiway Decision Graphs (MDGs) [I] are a relatively new class of decision diagrams which subsume traditional Reduced Ordered Binary Decision Diagrams (ROBDDs) [l] and extend them with abstract data sorts and uninterpreted functions. In an MDG, a data signal can be described as an abstract variable instead of a boolean vector in ROBDDs [3] , a data operation can he described by an un-interpreted function and cross-operators are useful to model feedback signals from the datapath to the control circuitry. Thus, MDGs are more compact than ROBDDs for describing circuits with datapaths. The MDG tools provide several formal verification applications including equivalence checking, invariant checking, sequential equivalence checking and branching time temporal logic model checking.
This paper is part of a project to extend the MDG tools with a Linear Temporal Logic (LTL) model checking algorithm [9] . LTL is a widely used formal language for specifying design specifcation. LTL model checking uses oautomata as the unifying models for a system and its specification, and checks whether the language of the system is contained in the language of its specification [7] . There are two main steps in these methods: translating the LTL specification into o -automaton and checking the language containment. The size of the automaton generated is critical to the capability of this method due to the possible state space explosion problem [9] . The hardware description language that the MDG tools accept is MDL-HDL.
Thus, for the realization of an MDG-based LTL model checking tool, we first need to generate a translator from LTL specification to MDG-HGL.
Consbucting an o-automata from LTL formulas is well developed and many excellent tools are freely available in the public domain areas of formal methods [IO] . In this paper, we make use of two such tools, namely Wring [8] and LTL2AUT [4] . We implemented for each a transformation approach to generate HDG-HDL code from LTL formulas. We also tested our implementation with the MDG tools to make sure the syntax is correct and also compared these two approaches with respect to the translation performance.
This paper is organized as follow. In Section 2, we overview the notion of MDGs and the MDG package. In Section 3, we review the basics of LTL transformation techniques, and introduce the tools Wring and LTL2AUT. We discuss OUT LTL to MDG transformation methods and experimental results in Section 4. Finally, in Section 5, we conclude the paper and point to some future work.
MULTIWAY DECISION GRAPHS
Multiway Decision Graphs (MDG) are decision diagrams based on a subset of many-sorted first-order logic, augmented with a distinction between concrete and abstract sorts [2] . Concrete sorts have an enumeration while abstract sorts do not. The distinction is motivated by the natural division between the control circuitry and datapath in digital hardware designs. The distinction between concrete and abseact son leads to three kinds of function symbols: abstract functions, concrete functions, and crossoperators. Abstract functions are used to describe data operations, while cross-operators are useful for modeling feedbacks from the datapath to the control circuits. Both cross-operators and abstract functions are nninterpreted. Concrete functions on the other hand are fully interpreted.
An MDG is a finite directed acyclic graph (31. An internal node of an MDG can be a variable of concrete sort with its edge labels being the individual constants in the enumeration of the sort; or it can be a variable of abstract sort and its edges are labeled by abstract terms of the same sort; or it can be a cross-term. An MDG may have only one leaf node denoted as T, which means all paths in an MDG are true formula. MDGs represent relations as well as sets of states 131.
The MDG package contains a set of basic operators including disjunction, relation product ( image operation), pruning-by-subsumption (for test of set inclusion); and a reachability analysis procedure based on implicit abstract enumeration 
LTL AND BUCHI AUTOAMTA
In this section, we fust review the basic concepts of LTL and w -automata, then describe the algorithms of construction w -automata from LTL formulas.
Linear Temporal Logic
Linear time temporal logic formulas arc composed of a set of atomic propositions, the standard Boolean connectives, and the temporal operators X (next time), U(until). In following, we describe the general syntax and semantics Syntax. Given a set of propositions P, LTL formulas 1. Every member of P is a formula, 2. I f p and q are formulas, then so are ~p , p A q , or LTL.
are defined inductively as follows.
PV4.XPS P uq.
Semantics. The semantics is defined on a linear structure M = (S, x, L), where S is the set of states, x: N + S is an infinite sequence of state, and L: S --f P is a function that labels each state with the set of atomic propositions in i P. We 
Biichi Automaton
An automaton is a finite state transition with acceptance condition. An w -automaton is an automaton 021 infi- In next section, we will discuss the translation of BA to MDG-HDL using Wring and LTL2AUT.
From LTL to Biichi Automaton

FROM LTL TO MDG-HDL
In this section, we present both tools LTLZAUT and Wring. LTL2AUT is developed in C while Wring is developed in Perk LTL2AUT outputs a text description for the generated automata while Wring is in a Verilog. Figure 1 (a) shows the Verilog code for the LTL formula pl U p2. The corresponding MDG-HDL code is given in Figure 1 (b) .
The Wring method
The BA Verilog description can be transformed into an MDG-HDL program using concrete variables. To translate the generated automaton into MDG-HDL, we modify the Verilog monitor as follows. We declare a new concrete sort bstateSon enumerating all states of the automaton. Next, we define a variable bstate of this sort and a set of Boolean variables accn to represent the acceptance conditions. The number of the set is equivalent to the number of the acceptance sets. If there is only one set, we simply declare it as acc. Then we generate an MDG table with bsfare, and the formula presentations input variables, and n-bstate to represent the transition relation. The value is assigned according to the transition relation of the automaton. Similarly, we get the table for the acceptance condition with the bstate and a,,, . 
Experimental Results
To test the two implementations, we used a set of benchmark formulas [E], which we translated to automaton modeled in the MDG-HDL and verified them using 2. bnp:llwww.cs.rice.edulCSNerificatiodSoftware/software.btml MDG tools. We tested the obtained MDG-HDL descriptions with two MDG applications: State exploration to test the generated automaton and ensure syntax correctness, and sequential equivalence checking to test that the automata generated by both methods are indeed equivalent for every formula. init_val(bstate, init).
Fig. 2. LTL2AUT and MDG-HDL Models for plU p2
Table 1 summarizes obtained experimental results on a 296 MHz Sun station with of 768MB memory including the CPU time used in sec., the size of the automaton in terms of number of states, the number of transactions , and the number of accepting conditions. From Table 1 , we can see that the implementation with Wring is worse in terms of CPU time, This is due to the fact that first, Wring is implemented in Per1 while LTL2AUT is in C; second, Wring itself includes more algorithms in order to simplify the output automaton than LTLZAUT. Thus, the Wring implementation produces smaller automaton size then the LTLZAUT one.
CONCLUSION AND FUTURE WORK
In this paper, we described two methods to translate LTL specifications into MDG-HDL. The fust one is an adaption of the Wring tool, while the second one is based on the LTLZAUT tool. Both implementations were tested on a set of benchmarks formulas. Experimental results show that the implementation with Wring is better than LTLZAUT with respect to the size of the automaton but is worse in terms of the CPU time used.
Since the generation of automata from LTL is the immediate form needed for the intend MDG LTL model checking, the size is more important than the CPU time. We hence conclude to use the Wring based method in our next work step. As we mentioned in Ihe introduction, this translation is the first part of a large project to develop LTL model checking with MDGs. The MDG abstract description capability accepts more abstract description of specification. The altemative goal is to build a iust-order LTL model checking tool which checks abstract design models described in MDG-HDL with respect to first-order specifications that use abstract variables and uninteqxeted functions. 
